Abstract-This paper presents a method for producing hardware designs for elliptic curve cryptography (ECC) systems over the finite field GF(2 ), using the optimal normal basis for the representation of numbers. Our field multiplier design is based on a parallel architecture containing multiple -bit serial multipliers; by changing the number of such serial multipliers, designers can obtain implementations with different tradeoffs in speed, size and level of security. A design generator has been developed which can automatically produce a customised ECC hardware design that meets user-defined requirements. To facilitate performance characterization, we have developed a parametric model for estimating the number of cycles for our generic ECC architecture. The resulting hardware implementations are among the fastest reported: for a key size of 270 bits, a point multiplication in a Xilinx XC2V6000 FPGA at 35 MHz can run over 1000 times faster than a software implementation on a Xeon computer at 2.6 GHz.
I. INTRODUCTION

E
LLIPTIC curve cryptography (ECC) is a public key cryptography system superior to the well-known RSA cryptography: for the same key size, it gives a higher security level than RSA [3] . ECC has been adopted to a wide spectrum of applications from digital certificates in webserver authentication [36] to embedded processors [51] in wearable devices.
This paper presents a scalable method for producing hardware designs for ECC systems over binary field [26] , using the optimal normal basis (ONB) [34] for the representation of numbers. Our design is based on a field multiplier architecture with multiple -bit serial multipliers operating in parallel. An unique feature of our approach is a design generator which can automatically produce a customised ECC hardware design that satisfies specific user-defined requirements targeting to different applications. This method enables designers to rapidly explore and implement a design with the best tradeoffs in speed, size and level of security.
When optimized for speed, our design generator produces ECC designs with extensive parallelization and pipelining. These designs do not involve instructions, to avoid overhead associated with instruction fetch and decode. Our architecture is generic: for instance, a user-defined parameter controls the amount of parallelism in evaluating field multiplication. Note that the value of this parallelism does not affect the level of security, but the time to complete a field multiplication. Once this and other parameters such as the number of parallel field multipliers are decided, various design-specific constants, wiring patterns and data widths are generated automatically. Since our approach applies two levels of parallelisms in field and point multiplications and does not involve instruction fetch and decode, significant speedup is achieved when compared with previous customised processor designs.
To facilitate performance characterization, we have developed a parametric model for estimating the number of cycles for our generic ECC architecture. This model is expressed in terms of various customization parameters, such as the key size, the amount of parallelism in field operations, and the number of cycles for basic operations, such as point addition and point multiplication.
As an example of our implemented designs, for a key size of 270 bits, a point multiplication, which is the slowest operation in the ECC method, can be computed in 0.17 ms with our hardware design implemented in an XC2V6000 field-programmable gate array (FPGA) at 35 MHz. In contrast, a software implementation requires 196.71 ms on a Xeon computer at 2.6 GHz; so our FPGA design is more than 1150 times faster, while its clock speed is almost 74 times slower than the Xeon processors.
To summarize, our major achievements include:
• a fully parametric parallel and pipelined design for field multiplication operation (Section IV); • an optimized point multiplication using parallel field multipliers (Section V); • a parametric model for calculating the number of cycles for our generic ECC system and for estimating the security/size/speed tradeoffs (Section VI); • a design generator that takes the key size and degree of parallelism of the design and generate efficient "hardcore" control and data path (Section VII). The rest of the paper is organized as follows. Section II describes related work in ECC cryptosystems. Section III covers the mathematics behind ECC designs. Section IV focuses on a parallel field multiplier. Section V presents the architecture of our ECC cryptosystem and its components. Section VI provides the mapping from the architecture to reconfigurable hardware, and the parametric model for estimating design tradeoffs. Section VII addresses design automation and customization by a design generator. Section VIII evaluates our results and compares them against existing hardware ECC implementations. Finally, Section IX summarizes our approach and outlines current and future research.
II. RELATED WORK
The difficulty of the underlying elliptic curve discrete logarithm problem (ECDLP) makes ECC cryptosystems suitable for applications that need long-term security and low bandwidth measurements. In 2002, the U.S. Government adopted ECC for protecting mission-critical information [9] . For instance, the NIST has recommended specific curves for implementations [37] and the IEEE has provided detailed specification for the choices of private key length and fields [42] .
ECC research has been extensively conducted [19] , [32] and it can be first divided into two groups depending on the underlying field representation: prime field, and binary field, . Two bases, Optimal Normal Basis and Polynomial Basis are commonly used for manipulating binary fields. With PB representation, field elements are represented as polynomials, while with NB the irreducible polynomial used in PB is not required. It is known that binary field is more suitable for hardware implementation, and ONB is said to dominate fast squaring. A recent study [13] reports that ONB ECC hardware design can outperform the same design using PB by 27 times. Fast point multiplication requires efficient field multiplication, inversion [20] , squaring and an efficient coordinate system [27] . In recent years, there has been much research in software [8] , [18] and hardware [39] , [40] for both and focusing on the performance of point multiplication, and it is obvious that a fast point multiplication design is necessary and crucial.
The first ECC hardware implementation [1] is presented in 1989. Previous hardware work includes: the first ASIC implementation with Motorola M68008 microcontroller [1] , reconfigurable finite-field multiplier [22] , ASIC designs for field operations over specific fields [29] , an ECC implementation on the 8051 microprocessor in smart cards [53] , an ECC processor on a smart card device [43] , and recent FPGA implementations for ECC designs including [5] , [6] , [17] , [24] , [25] , [28] , [36] , [39] - [41] . In this paper, we aim at optimising the field multiplier for normal basis and adopting state-of-the-art algorithm for point multiplication, to build a customisable and efficient ECC cryptosystem.
III. MATHEMATICAL BACKGROUND
The field and group theories relevant to ECC designs have been extensively studied [26] . In this section, we briefly describe the mathematical basics that are necessary for building the field multiplier. The polynomial basis (PB) is formed by the set of where is a root of the nonreducible prime polynomial of degree , while the Normal Basis (NB) uses another set [26] . There is always a tradeoff using different bases for both software and hardware implementation. For instance, squaring is easier in NB than in PB, while inversion in NB is slower than in PB. The underlying arithmetic of both PB and NB has been extensively studied [31] and the corresponding high-performance multipliers [44] , [49] are also reported.
We first introduce field multiplication for normal basis in this section, and describe the architecture of our field multiplier in Section IV. Given that we multiply two elements , of using normal basis and the product is another element in the same field, then where , and the coefficients of element , can be expressed as follows [45] :
The 's are the elements of the multiplication matrix , which are either 0 or 1 [45] . An optimal normal basis means that the number of nonzero is minimized. Since most of the values are zero, the sum of the inner products in the above equation can be written in the form:
for some , except for where (for some ):
There are two types of ONB, Types I and II, which are determined by the value and the values in the matrix. In this paper, we handle both cases.
IV. PARALLELIZED FIELD MULTIPLIER
One of the contribution of this paper is the design of a parallel field multiplier for normal basis. This multiplier is used in many different parts of our customisable cryptosystem which is described in Section V.
Our field multiplier architecture is based on having copies of an -bit multiplier operating in parallel. Fig. 1 shows the datapath of our field multiplier, which is inspired by a nonparameterised architecture [30] , [50] . The wiring block is auto- matically generated for different values, an example of wiring pattern is shown in Fig. 2 in which the degree of parallelism is one. The details of design generation is described in Section V.
The field multiplication operation is presented in pseudocode as follows with the following properties.
• means that both operations and are executed in parallel.
• In a given clock cycle, the value of a field element is the one it had at the previous clock cycle. This property results that the program swaps the values of the field element and because the following two operations are performed simultaneously at time and .
• denotes the th bit of the field element . We first describe our serial field multiplier in the pseudo-code format, given that the wiring pattern has been first generated.
The algorithm shows that such a computation takes cycles, as we can see that steps 3, 5-8, and 9 are repeated times, plus one final rotation in step 10. We pipeline this field multiplier since the computation of the functions, the wiring pattern operations and the input/output rotations can be performed concurrently in different pipeline stages.
The time complexity of the original -bit serial algorithm is . The key element of our design is to parallelise it to achieve the complexity of where is the degree of parallelism. Thus, the pipelined field multiplier is mapped into a parallel design such that for each value, instead of computing only at one specific cycle, it will also compute where returns rotated left by bits. In order to compute these functions, a new wiring pattern which outputs layers of groups of three values is developed. These layers are derived from the wiring pattern that we generate for the serial multiplier as shown in Fig. 1 . If a layer (number 0) outputs for some (for the th group of three values) the values , and , then the layer will output the values , and at position . Besides the wiring modification, in each step the registers are rotated by bits instead of only one bit that is used in the serial design. Next, we define where is the quotient and is the remainder, when is not divisible by . If , an extra step that calculates the last elements of each sum is added.
The parallel and pipelined algorithm is shown below. Note that if , this design only takes cycles to compute the result.
The number of cycles is reduced if a larger value is used. A field multiply operation takes cycles if , and cycles otherwise. The two remainder cycles are from step 18-25 in the above pseudocode. In contrast, the nonpipelined serial version takes cycles.
V. SYSTEM ARCHITECTURE This section describes the operations supported by our ECC architecture. These operations include field multiplication, field inversion and point multiplication, and their interaction is summarized in Fig. 3 . In the following, is the key size for our ECC architecture, which is a characteristic of the field. The subsections below cover field multiplication, field inversion, field squaring, point multiplication, point addition and data embedding respectively.
A. Field Multiplication
In the proposed ECC customizable cryptosystem, the field multiplier presented in Section IV is the crucial component that is repeatedly used by other operations, as shown in Fig. 3 . The datapath of our system for various operations is shown in Fig. 4 . Users are able to select the second level parallelism in term of the number of executable field multipliers to the maximum four parallel field multipliers. Different scheduling optimizations have been applied to various designs which are summarized in the parametric model as shown in Section VI. Additional field multipliers do not bring further speed gains but result in an area penalty. There is a tradeoff between efficiency and area.
B. Field Inversion
The algorithm we use for field inversion is based on Fermat's theorem which states that in a normal basis for all in . This method was proposed by Itoh and Tsujii [20] and has been widely used for computing inversion. Using this formula to compute an inverse, it would require multiplications. The following reduces the complexity of the inversion, as it is easy to calculate where is shifted times and then multiplied by . is even:
is odd: Fig. 4 . Datapath of the customizable ECC system (FM denotes a field multiplier).
The algorithm is described below. 
Input
bit return
Since the time to perform a multiplication is usually much longer than the time to perform a shift operation, the number of cycles for this inversion algorithm can be approximated by the following equation [45] where represents the number of cycles to perform a field multiplication:
C. Field Squaring and Field Addition
The key benefit of using ONB representation is the simplicity of the squaring operation. Each element in the field is represented by binary digits. Field squaring is simply a cyclic shift [50] while field addition is a Boolean XOR operation. Therefore these two functions take up little space and are efficient in hardware.
D. Point Multiplication
This part presents the point operations based on the following elliptic curve:
A point is described by its and value in the above equation. In our point multiplication, we use projective coordinates such that each point on the curve is described by on the following curve:
Instead of using the "add-and-double" (binary) method [7] , we adopt the improved Montgomery Scalar Multiplication [27] in our design for point multiplication. Let , and be three points of an elliptic curve , and assume that the property holds. Let the (affine) -coordinate of be where and are the first and third projective coordinate of .
It can be shown that the -coordinate of any of the three points are not required in computing the -coordinate of or of . Hence, in the main loop of the algorithm, we can get rid of these -coordinates and use the above formula to compute the -coordinate of point doubling, and point addition, at each step. When the main computation is over, we can get the -coordinate of the result point by using the following formula which is proved in [27] :
The Montgomery algorithm [27] This algorithm requires multiplications and only one inversion, where is the number of bits needed to represent in base 2. The value of is usually close to the value of . The algorithm used for point multiplication is mainly sequential, since each step of the loop needs the results of the previous step to start.
Since the two functions and can be computed independently in parallel as illustrated in Fig. 5 , the number of cycles for point multiplication can be reduced. The reason is that the function requires four field multiplications, and the function requires two field multiplications; the sequential execution of and takes the time of six field multiplications, while a design using four parallel field multipliers will significantly reduce the time to that for one field multiplier. Due to data dependency and area overhead, there is no gain in using more than four field multipliers. This improvement is significant, since each step in the loop is executed times, where is typically between 100 and 500 for a secure system [37] . This flexible field multiplication function can be made large or small, fast or slow depending on the performance required. Since other functions involve extensive use of the field multiplier, an optimized design is crucial and has a large impact on the final ECC system.
E. Point Addition and Point Subtraction
Although point addition is not as common as point multiplication, some security protocols require both. The algorithm used to compute this operation is simple. Adding and gives where
The details of the algorithm can be found in [45] . Our system will also support point subtraction. To compute subtraction, we develop an algorithm that can invert a point. The negation of a point is . The addition algorithm requires one field inversion and two field multiplications. The point inversion algorithm takes negligible time, as it only requires an XOR operation.
F. Data Embedding
Data embedding embeds data onto a point of an elliptic curve. Not all elements of are the -coordinate of a point of a given elliptic curve, and the ECC technique only allows the encryption of a point on an elliptic curve. It is therefore necessary to embed data into a point in order to encrypt them.
It has been shown [45] that, given a specific elliptic curve, if 5 don't care bits are appended to bits of data and forms data , there always exists at least one combination of the don't care bits such that the value of stays on the curve. The outline of the embedding algorithm is as follows. Since is actually in a normal basis, in one of the two solutions the least significant bit will be 0 and the other one will be 1. As a result, the least significant bit of the solution that we are looking for is equal to 0. We then further compute all the other bits one by one. To compute the value, we simply multiply by .
Input
The algorithm that performs the operation is described below:
Input:
(and calculated in function ) Output:
a point of the curve we are working on for from 1 to return Fig. 6 . Overview of the customizable ECC system.
VI. FPGA IMPLEMENTATION
This section presents the implemention of our design to produce a customisable encryption/decryption system. We have implemented our designs in the Handel-C language [10] . The key components in our design are: field operations (multiplication, inversion, squaring, addition), point operations (multiplication, addition), and data embedding. Fig. 6 provides an overview of our system.
Functions are implemented as shared logic. They will only be mapped once on the hardware. We then generate the routing logic and the control logic to send the appropriate data to these functions and fetch the result when necessary. The system performance has been optimized by exploring the maximum possible parallelism between operations at both the field-operation level and the point-operation level (Fig. 3) . We also notice that because these functions called each other many times and have to send large values (usually two or three bits values) to each other every time, the design's speed is limited by parameter passing. To tackle this problem, all function calls are pipelined.
The estimation of the number of clock cycles required by each function is presented in Table I. Notations for this table  include: , and which represent the number of cycles for field multiplication, field inversion and point addition functions respectively, and and represent the number of set bits and of clear bits in the binary representation of . The in the data embedding formula represents the number of times the data need to be incremented to find the -coordinate of a point.
VII. AUTOMATIC GENERATION AND CUSTOMISATION
This section presents a design generator which can automatically produce implementations with optimized speed, size and level of security. The major customisable elements of a cryptosystem are: the key size , the degree of parallelism , and the protocols of the system.
We develop a program that takes a valid ONB -value (type I or type II optimal normal basis) and the degree of parallelism in the field multiplication function, and produces synthesizeable Handel-C code. This design generator first computes the table for the given using the algorithm presented in [45] . This algorithm generates an matrix (Lambda) where the th row contains two values of for which: which is an -bit variable with all bits set. Our design generator enables users to choose appropriate encryption protocols for their applications. For example, a system can easily implement an encryption/decryption protocol using a particular elliptic curve. Users can store their private keys in the FPGA.
VIII. RESULTS AND EVALUATIONS
In this section, we compare the performance of various software and hardware implementations for point multiplication, which is the bottleneck for ECC systems. We have implemented the software design [45] on a dual-processor Intel Xeon 2.66 GHz (compiled for one processor) with 4 GB of RAM. We also compare our design with existing FPGA ECC cryptosystems over . hardware design has been implemented on an RC2000 board containing an XC2V6000 FPGA chip. We have also verified the correctness of each design using 300 000 consecutive point multiplications using data sent and received from the local PC. Note that from our results, for a given , the change of does not obviously change the critical path which shows that our designs are highly scalable and parameterisable. The "Speedup" column in Tables II, III , and VI shows the performance gain of our design over other methods. This gain is due to our highly parallel architecture which does not involve instruction fetch and decode.
As shown in Fig. 7 , the area requirements for various designs such as , 162 using one, two, and four parallel field multipliers (1FM, 2FM and 4FM) show a linear growth of resource usage when the degree of parallelism increases. It is notable to observe the first three points in the curve m162-FM4 which correspond to when . We can see that when , the circuit for the remainder of the parameterisable field multiplier causes additional resource usage. The runtime for performing one point multiplication is shown in Fig. 8 with respect to four different cases:
is not divisible by using 1 FM, is divisible by using 1 FM, 2 FM and 4 FM. In order to test the effect of using different curve and base points in the point multiplication, we have also randomly picked a number of test cases and verified our designs. Table III . A larger speedup is achieved for the design with a smaller value; we expect that this effect is due to the longer critical delay Additionally, we compare our designs with previous work in terms of speed per unit area (the number of point multiplication per second divided by the number of hardware slices used) as shown in Table IV . It shows that our approach is more efficient than designs involving custom instruction processors [25] , even when area is taken into account. We also note that small and fast are the two major goals of cryptographic designs. For example, Orlando et al. [39] and Gura et al. [17] have about the same speed, and [39] is about ten times smaller.
We also compare our design with other existing hardware cryptosystems. Table VI shows the performance improvement by using our design (with the maximum implementable value for ) for the -values that have been published. We adopt maximum parallelism since a large speed improvement can be obtained by a small area increase. Since the comparison of different ECC implementations on different FPGAs is not possible, we implement our designs on different FPGA architecture as a reference comparison. As shown in Table V, the timing values for different FPGA architectures have been compared by using two ECC designs. It shows how the advance in process technology brings additional performance gain. For instance, the latest Virtex-4 architecture can even speedup our m113 design by 30%. The last two columns in Table VI show the scaled timings and their speedup when the designs are mapped using the previous process technology.
We find that area varies approximately linearly with and . Given , for the design requires 6961 FPGA slices whereas for , it requires 14 787 slices. So in-creasing the key by 2.4 times (or increasing the security level radix by ), the design needs 2.1 times as many slices.
IX. CONCLUDING REMARKS
A customizable pipelined and parallelised ECC design for various field operations has been proposed. This design supports various parameters, such as the key size and the degree of parallelism, to enable tradeoff between level of security, design size and speed. A design generator has been developed to facilitate fast implementation. Performance analysis shows that our design at 35 MHz is the fastest amongst existing hardware implementations. It can compute a point multiplication up to 1150 times faster than a software ECC application on a Xeon 2.66-GHz computer. On-going and future work includes functional extensions and optimizations such as speed improvement, resource minimization, and run-time customization of ECC designs.
